Instruction set architecture: Difference between revisions
From XionKB
Jump to navigationJump to search
(Created page with "{{stub}} This is the springboard for the '''{{meta|Missions directory|mission}} on instruction set architecture''', or more aptly, the '''mission on ISA'''. The three main focus areas of this are Reduced Instruction Set Computing (RISC), Complex Instruction Set Computing (CISC), and Very Long Instruction Word (VLIW). Articles pertaining to this mission will carry the mission banner {{t|mission/isa}}. It is part of the broader mission on Hardware architecture. ==Arti...") |
(No difference)
|
Latest revision as of 06:01, 15 February 2023
 |
This article is a stub. You can help by expanding it. | |||
This is the springboard for the mission on instruction set architecture, or more aptly, the mission on ISA. The three main focus areas of this are Reduced Instruction Set Computing (RISC), Complex Instruction Set Computing (CISC), and Very Long Instruction Word (VLIW). Articles pertaining to this mission will carry the mission banner mission/isa. It is part of the broader mission on Hardware architecture.
